



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/749,325	12/29/2003	Colin Whitby-Strevens	APPL-P3015	1716

65201 7590 01/05/2007  
GAZDZINSKI & ASSOCIATES, P.C.  
11440 WEST BERNARDO COURT  
SUITE 375  
SAN DIEGO, CA 92127

EXAMINER
----------

SPITTLE, MATTHEW D

ART UNIT	PAPER NUMBER
----------	--------------

2111

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	01/05/2007	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/749,325	WHITBY-STREVENS ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Matthew D. Spittle	2111	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 31 October 2006.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-37 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 29 is/are allowed.
- 6) ☒ Claim(s) 1-28 and 30-37 is/are rejected.
- 7) ☒ Claim(s) 12 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                                | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                       | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

### DETAILED ACTION

Claims 1 – 37 have been examined.

#### ***Claim Rejections - 35 USC § 112***

5           The following is a quotation of the first paragraph of 35 U.S.C. 112:

          The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

10

          Claims 9, 21 and 37 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Claims 9, 21 and 37 recite, "...a phase amplitude modulation clock."

15

          Examiner is unable to find any relevant support for this limitation in the Applicant's disclosure.

#### ***Claim Rejections - 35 USC § 103***

20           The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

          (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

25

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining

30 obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
- 35 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claims 1 – 3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Stone et al. (U.S. Pub. 2002/0152346) in view of Crutchfield et al. and what is well  
40 known in this art as evidenced by

Regarding claim 1, Stone et al. teach a method of transmitting data across a high-speed serial bus, the method comprising:

Generating a symbol (interpreted as data transfer) on an IEEE 1394-compliant PHY (Figure 5, item 120) having a port interface (Figure 3, items 88, 90);

45 Placing the symbol on the port interface (paragraphs 27, 38);

Placing the symbol in a FIFO (Figure 5, 136, 138, 140, 126, 128);

Removing the symbol from the FIFO (Examiner notes that, consistent with the operation of a FIFO, in order for the data to move from Figure 5, item 126, to 132, as indicated by the arrows, the symbol would have to be removed from the FIFO);

50 Sending the 8-bit byte to an IEEE 802.3-compliant PHY (paragraph 42; Figure 5, item 122; Examiner notes that the symbol would have to be an 8-bit byte since the IEEE 802.3-compliant PHY only supports 8-bit data transfers);

Stone et al. fails to explicitly teach the steps of loading and unloading data from the FIFOs in accordance with a first TX symbol clock and a second TX clock. Examiner  
55 notes that the IEEE 802.3 and IEEE 1394 busses transfer data at different rates, and thus require the data to be transferred into and removed from the FIFOs (Figure 5, 136, 138, 140, 126, 128) at different clock rates. Thus this limitation is inherently present in the system of Stone et al.

Stone et al. fail to teach generating a 10-bit symbol, scrambling the 10-bit  
60 symbol, encoding the 10-bit symbol, and deriving an 8-bit byte from the removed 10-bit symbol.

Crutchfield et al. teach sending a 10-bit signal on an IEEE 1394 bus, scrambling the symbol, encoding it, and transmitting it on the bus to the destination where it is decoded into an 8-bit word for the purpose of reducing radiated emissions, and  
65 providing DC balance and clock recovery (paragraphs 12, 13). These advantages help to make the method of transmitting data across a high-speed serial bus more reliable.

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to include the method of sending a 10-bit signal as taught by Crutchfield et al. into the method of Stone et al. for the purpose of making the  
70 method of transmitting data across a high-speed serial bus more reliable.

Regarding claim 2, Stone et al. and Crutchfield et al., fail to explicitly teach wherein a symbol is removed from the FIFO on four out of every five GMII TX clock cycles. Examiner takes official notice that it would have been obvious to one of ordinary

75 skill in this art at the time of invention by applicant to remove a symbol from the FIFO on every GMII TX clock cycle in order for processing to continue. Removing a symbol on every clock cycle would include removing a symbol on four out of every 5 GMII TX clock cycles, and therefore meets this limitation.

80 Regarding claim 3, Examiner takes official notice that it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to place a null symbol in the FIFO when no symbols were present to indicate that the FIFO were empty. This is evidenced by D'Ignazio et al. in column 4, lines 50 – 54.

85 \* \* \*

Claims 4 - 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Stone et al. in view of Crutchfield et al., and further in view of Thayer et al.

Regarding claim 4, Stone et al. teach a FIFO (Figure 5, 136, 138, 140, 126, 128)  
90 but fail to teach wherein the 8-bit byte is derived from the 10-bit symbol by using 8 bits from the extracted 10-bit symbol, and the two remaining bits are stored.

Thayer et al. teach a method of data alignment when transferring data between devices of differing widths for the purpose of improving performance (column 1, lines 12 – 16; column 2, lines 10 – 19; Figures 11A – 11G). Examiner notes that while Thayer et  
95 al. does not expressly teach deriving an 8-bit byte from a 10-bit symbol, they do show, for example, how two 16-bit symbols may be derived from a single 24-bit symbol.

Examiner notes that these figures (Figures 11A – 11G) would provide sufficient teaching for one of ordinary skill in this art to develop other varying-bit symbol permutations.

Therefore, it would have been obvious to one of ordinary skill in this art at the  
100 time of invention by applicant to incorporate the data alignment as taught by Thayer et al. into the method of Stone et al. and Crutchfield et al. for the purpose of improving performance.

Claims 5 – 8 follow similar methodology as claim 4 and are rejected using the same rationale as above.

105

\* \* \*

Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Stone et al. in view of Crutchfield et al., Tatum et al., Thayer et al., and further in view of  
110 Anderson et al.

Regarding claim 10, Stone et al. teach a method of transmitting data across a high-speed serial bus, the method comprising:

Receiving an 8-bit byte (paragraph 42; Figure 5, item 122; Examiner notes that the symbol would have to be an 8-bit byte since the IEEE 802.3-compliant PHY only  
115 supports 8-bit data transfers);

Stone et al. fails to explicitly teach the steps of loading and unloading data from the FIFOs in accordance with a first clock and a second clock. Examiner notes that the IEEE 802.3 and IEEE 1394 busses transfer data at different rates, and thus require the

data to be transferred into and removed from the FIFOs (Figure 5, 136, 138, 140, 126,  
120 128) at different clock rates. Thus this limitation is inherently present in the system of  
Stone et al.

If the received 8-bit byte contains a null symbol, then deleting the null symbol  
(Examiner takes official notice that it is old, and well known in the art to remove data  
padding upon receiving a piece of data for processing. White et al. evidence this in  
125 column 2, lines 16 – 20, column 4, lines 1 – 4, and Figure 6.

Else, storing the 8-bit byte in a register (Examiner takes official notice that a FIFO  
may be implemented using registers, as evidenced by Kohn in column 7, lines 8 – 10)

Receiving a second 8-bit byte that does not contain a null symbol and storing the  
second 8-bit byte in a second register (Examiner takes official notice that a FIFO may  
130 be implemented using multiple registers, as evidenced by Kohn in column 7, lines 8 –  
10);

Stone et al. teach a FIFO (Figure 5, 136, 138, 140, 126, 128) but fail to teach  
assembling a 10-bit symbol from the 8-bit byte stored in the first register and appending  
two bits from the 8-bit byte stored in the second register.

135 Thayer et al. teach a method of data alignment when transferring data between  
devices of differing widths for the purpose of improving performance (column 1, lines 12  
– 16; column 2, lines 10 – 19; Figures 11A – 11G). Examiner notes that while Thayer et  
al. does not expressly teach deriving assembling a 10-bit symbol from an 8-bit byte  
stored in a first register and 2 bits in a second register, they do show, for example, how  
140 two a 24-bit symbol can be assembled from 3 8-bit symbols (Figure 11D). Examiner



notes that these figures (Figures 11A – 11G) would provide sufficient teaching for one of ordinary skill in this art to develop other permutations of the same method.

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the data alignment as taught by Thayer et al. into the method of Stone et al. and Crutchfield et al. for the purpose of improving performance.

Stone et al. teach placing the symbol in a FIFO, removing the 10-bit symbol from the first FIFO (Examiner notes that, consistent with the operation of a FIFO, in order for the data to move from Figure 5, item 126, to 132, as indicated by the arrows, the symbol would have to be removed from the FIFO) and sending the decoded 10-bit symbol to an IEEE 1394 compliant PHY (Figure 5, item 120).

Stone et al. fail to teach flagged decoding on the assembled 10-bit symbol.

Crutchfield et al. teach receiving a 10-bit signal on an IEEE 1394 bus, and performing 8B10B and control decoding it for the purpose of reducing radiated emissions, and providing DC balance and clock recovery (paragraphs 12, 13). These advantages help to make the method of transmitting data across a high-speed serial bus more reliable.

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to include the method of sending a 10-bit signal as taught by Crutchfield et al. into the method of Stone et al. for the purpose of making the method of transmitting data across a high-speed serial bus more reliable.

Stone et al. fail to teach the IEEE 802.3-compliant PHY having a GMII interface.

Tatum et al. teach using a GMII interface for the purpose of providing high speed data transfer with low cost of implementation and maintenance, in addition to being  
165 compatible with previous Ethernet standards (column 2, lines 6 – 26).

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate a GMII interface as taught by Tatum et al. into the apparatus of Stone et al. for purpose of providing high speed data transfer with low cost of implementation and maintenance, in addition to being compatible with  
170 previous Ethernet standards. This would have been obvious to improve the performance of the system.

Stone et al, Crutchfield et al., and Thayer et al. fail to teach placing the decoded 10-bit signal into a second FIFO in accordance with a third clock, removing the decoded 10-bit symbol from the second FIFO and sending the decoded 10-bit symbol to an IEEE  
175 1394-compliant PHY.

Anderson et al. teach placing the symbol in a second FIFO (Figure 1, item 5);

In accordance with a third clock (column 7, lines 64 – 66):

Removing the decoded symbol from the second FIFO (column 9, lines 13 – 15);

Sending the decoded symbol to an IEEE 1394-compliant PHY (Figure 1, item 2).

180 Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the method of Anderson et al. into the method of Stone et al, Crutchfield et al., and Thayer et al. for the purpose of maximizing the opportunity to successfully transmit useful information within an allocated time

(column 6, lines 38 – 41. This would have been obvious in order to improve the  
185 performance of the system.

\* \* \*

Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Stone et  
190 al. in view of Crutchfield et al., in view of Thayer et al., in view of Anderson et al., and  
further in view of Voit.

Regarding claim 11, Stone et al., Crutchfield et al., Thayer et al., and Anderson  
et al. fail to teach wherein the second clock is phase locked to the third clock.

Voit teaches phase locking different clock signals together in order to reduce  
195 setup and hold times associated with the components (column 5, lines 45 – 65).

Therefore, it would have been obvious to one of ordinary skill in this art at the  
time of invention by applicant to phase lock, as taught by Voit, the second and third  
clocks of Stone et al., Crutchfield et al., Thayer et al., and Anderson et al., for the  
purpose of reducing setup and hold times within the system, thereby improving system  
200 performance.

\* \* \*

Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Stone et  
205 al. in view of Crutchfield et al.

Regarding claim 13, Stone et al. teach a method of transmitting data across a high-speed serial bus, the method comprising:

Generating a symbol (interpreted as data transfer) on an IEEE 1394-compliant PHY (Figure 5, item 120) having a port interface (Figure 3, items 88, 90);

210       Placing the symbol on the port interface (paragraphs 27, 38);

Placing the symbol in a FIFO (Figure 5, 136, 138, 140, 126);

Removing the symbol from the FIFO (Examiner notes that, consistent with the operation of a FIFO, in order for the data to move from Figure 5, item 126, to 132, as indicated by the arrows, the symbol would have to be removed from the FIFO);

215       Sending the 8-bit byte to an IEEE 802.3-compliant PHY (paragraph 42; Figure 5, item 122; Examiner notes that the symbol would have to be an 8-bit byte since the IEEE 802.3-compliant PHY only supports 8-bit data transfers);

Stone et al. fails to explicitly teach the steps of loading and unloading data from the FIFOs in accordance with a first clock and a second clock. Examiner notes that the  
220   IEEE 802.3 and IEEE 1394 busses transfer data at different rates, and thus require the data to be transferred into and removed from the FIFOs (Figure 5, 136, 138, 140, 126, 128) at different clock rates. Thus this limitation is inherently present in the system of Stone et al.

Stone et al. fail to teach generating a 10-bit symbol, flagged encoding the 10-bit  
225   symbol, and deriving an 8-bit byte from the removed 10-bit symbol.

Crutchfield et al. teach sending a 10-bit signal on an IEEE 1394 bus, flagged encoding the symbol, and transmitting it on the bus to the destination where it is

decoded into an 8-bit word for the purpose of reducing radiated emissions, and providing DC balance and clock recovery (paragraphs 12, 13). These advantages help  
230 to make the method of transmitting data across a high-speed serial bus more reliable.

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to include the method of sending a 10-bit signal as taught by Crutchfield et al. into the method of Stone et al. for the purpose of making the method of transmitting data across a high-speed serial bus more reliable.

235  
Regarding claim 14, Stone et al. and Crutchfield et al., fail to explicitly teach wherein a symbol is removed from the FIFO on four out of every five GMII TX clock cycles. Examiner takes official notice that it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to remove a symbol from the FIFO on  
240 every GMII TX clock cycle in order for processing to continue. Removing a symbol on every clock cycle would include removing a symbol on four out of every 5 GMII TX clock cycles, and therefore meets this limitation.

Regarding claim 15, Examiner takes official notice that it would have been  
245 obvious to one of ordinary skill in this art at the time of invention by applicant to place a null symbol in the FIFO when no symbols were present to indicate that the FIFO were empty. This is evidenced by D'Ignazio et al. in column 4, lines 50 – 54.

250

Claims 16 - 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Stone et al. in view of Crutchfield et al., and further in view of Thayer et al.

Regarding claim 16, Stone et al. teach a FIFO (Figure 5, 136, 138, 140, 126) but fail to teach wherein the 8-bit byte is derived from the 10-bit symbol by using 8 bits from  
255 the extracted 10-bit symbol, and the two remaining bits are stored.

Thayer et al. teach a method of data alignment when transferring data between devices of differing widths for the purpose of improving performance (column 1, lines 12 – 16; column 2, lines 10 – 19; Figures 11A – 11G). Examiner notes that while Thayer et al. does not expressly teach deriving an 8-bit byte from a 10-bit symbol, they do show,  
260 for example, how two 16-bit symbols may be derived from a single 24-bit symbol. Examiner notes that these figures (Figures 11A – 11G) would provide sufficient teaching for one of ordinary skill in this art to develop other permutations of the same method.

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the data alignment as taught by Thayer et al. into the method of Stone et al. and Crutchfield et al. for the purpose of improving  
265 performance.

Claims 17 – 20 follow similar methodology as claim 4 and are rejected using the same rationale as above.

270

\* \* \*

Claim 22 is rejected under 35 U.S.C. 103(a) as being unpatentable over Stone et al. in view of Crutchfield et al., and further in view of Thayer et al.

Regarding claim 22, Stone et al. teach a method of transmitting data across a  
275 high-speed serial bus, the method comprising:

Receiving an 8-bit byte on an IEEE 802.3-compliant PHY (Figure 5, item 122;  
Examiner notes that the symbol would have to be an 8-bit byte since the IEEE 802.3-compliant PHY only supports 8-bit data transfers);

Stone et al. fails to explicitly teach the steps of loading and unloading data from  
280 the FIFOs in accordance with a first clock and a second clock. Examiner notes that the IEEE 802.3 and IEEE 1394 busses transfer data at different rates, and thus require the data to be transferred into and removed from the FIFOs (Figure 5, 136, 138, 140, 126, 128) at different clock rates. Thus this limitation is inherently present in the system of Stone et al.

285 If the received 8-bit byte contains a null symbol, then deleting the null symbol (Examiner takes official notice that it is old, and well known in the art to remove data padding upon receiving a piece of data for processing. White et al. evidence this in column 2, lines 16 – 20, column 4, lines 1 – 4, and Figure 6.

Storing the 8-bit byte in a register (Examiner takes official notice that a FIFO may  
290 be implemented using registers, as evidenced by Kohn in column 7, lines 8 – 10);

Receiving a second 8-bit byte that does not contain a null symbol and storing the second 8-bit byte in a second register (Examiner takes official notice that a FIFO may

be implemented using multiple registers, as evidenced by Kohn in column 7, lines 8 – 10);

295           Stone et al. teach a FIFO (Figure 5, 136, 138, 140, 126) but fail to teach assembling a 10-bit symbol from the 8-bit byte stored in the first register and appending two bits from the 8-bit byte stored in the second register.

          Thayer et al. teach a method of data alignment when transferring data between devices of differing widths for the purpose of improving performance (column 1, lines 12  
300   – 16; column 2, lines 10 – 19; Figures 11A – 11G). Examiner notes that while Thayer et al. does not expressly teach deriving assembling a 10-bit symbol from an 8-bit byte stored in a first register and 2 bits in a second register, they do show, for example, how two a 24-bit symbol can be assembled from 3 8-bit symbols (Figure 11D). Examiner notes that these figures (Figures 11A – 11G) would provide sufficient teaching for one of  
305   ordinary skill in this art to develop other permutations of the same method.

          Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate the data alignment as taught by Thayer et al. into the method of Stone et al. and Crutchfield et al. for the purpose of improving performance.

310           Stone et al. teach placing the symbol in a FIFO (Figure 5, 136, 138, 140, 126), removing the 10-bit symbol from the first FIFO (Examiner notes that, consistent with the operation of a FIFO, in order for the data to move from Figure 5, item 126, to 132, as indicated by the arrows, the symbol would have to be removed from the FIFO) and sending the decoded 10-bit symbol to an IEEE 1394 compliant PHY (Figure 5, 120).



315 Stone et al. fail to teach flagged decoding on the assembled 10-bit symbol.

Crutchfield et al. teach receiving a 10-bit signal on an IEEE 1394 bus, and decoding it for the purpose of reducing radiated emissions, and providing DC balance and clock recovery (paragraphs 12, 13). These advantages help to make the method of transmitting data across a high-speed serial bus more reliable.

320 Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to include the method of sending a 10-bit signal as taught by Crutchfield et al. into the method of Stone et al. for the purpose of making the method of transmitting data across a high-speed serial bus more reliable.

325

Regarding claim 23, Stone et al. inherently teach wherein a received data valid state is asserted on the IEEE 802.3-compliant PHY since IEEE 802.3 inherently contains a receive data valid state as described in the IEEE 802.3 specification, page 17, section 22.2.2.6.

330

\* \* \*

Claim 24 is rejected under 35 U.S.C. 103(a) as being unpatentable over Stone et al. in view of Crutchfield et al., Thayer et al. and what is old and well known in this art as  
335 evidenced by Smith et al.

Regarding claim 24, Examiner takes official notice that it is old and well known in this art to use a FIFO for speed compensating between two busses of different speeds. Smith et al. evidence this (column 2, lines 45 – 50 teach that speed compensating is done via a padding algorithm. Column 6, lines 23 –24 teach that Figure 6, item 204 is a padding unit. Column 6, lines 37 – 40 teach that Figure 6, item 204 contains a FIFO. Therefore, the FIFO is, at least in part, responsible for the data padding, which is responsible for speed compensation between the IEEE 802.3-compliant PHY and IEEE 1394-compliant PHY.).

\* \* \*

Claims 25 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Stone et al. (U.S. Pub. 2002/0152346) in view of Tatum et al. and with evidence provided by IEEE (The Authoritative Dictionary of IEEE Standards Terms).

Regarding claim 25, Stone et al. teach an apparatus for transmitting a data stream across a high-speed serial bus, the apparatus comprising:

An IEEE 802.3-compliant PHY (Figure 5, item 122);

An IEEE 1394-compliant PHY (Figure 5, item 120) in communication with the IEEE 802.3-compliant PHY;

A symbol insertion mechanism (interpreted as an Ethernet switch) adapted to insert at least one symbol (interpreted as an isotick) into the data stream to facilitate transfer of the data stream at a rate associated with the high-speed serial bus

(Examiner broadly interprets the meaning of "data stream" to mean "a continuous stream of data elements being transmitted" as is consistent with the IEEE Dictionary definition. Examiner notes that the isotick signal is inserted by the Ethernet switch (20) to begin a series of isochronous data streams (as described in paragraphs 50, 51, 53), and thus, facilitates the transfer of the isochronous data streams);

A first connection, the first connection for transmitting data between a device and the IEEE 802.3-compliant PHY (Figure 5, item 38);

A second connection, the second connection for transmitting data between a device and the IEEE 1394-compliant PHY (Figure 5, item 36).

Stone et al. fail to teach the IEEE 802.3-compliant PHY having a GMII interface.

Tatum et al. teach using a GMII interface for the purpose of providing high speed data transfer with low cost of implementation and maintenance, in addition to being compatible with previous Ethernet standards (column 2, lines 6 – 26).

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate a GMII interface as taught by Tatum et al. into the apparatus of Stone et al. for purpose of providing high speed data transfer with low cost of implementation and maintenance, in addition to being compatible with previous Ethernet standards. This would have been obvious to improve the performance of the system.

Regarding claim 27, Stone et al. teach the additional limitation comprising an autonegotiation mechanism, the autonegotiation mechanism determining whether data

380 is to be routed between the IEEE 802.3-compliant PHY and the IEEE 1394-compliant  
PHY (paragraph 14; Figure 5, item 134; where the autonegotiation mechanism controls  
the demultiplexer (134)).

\* \* \*

385

Claims 26 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable  
over Stone et al. in view of Tatum et al.

Regarding claim 26, Stone et al. teach an apparatus for transmitting data across  
a high-speed serial bus, the apparatus comprising:

390 An IEEE 802.3-compliant PHY (Figure 5, item 122);

An IEEE 1394-compliant PHY in communication with the IEEE 802.3-compliant  
PHY via a switch (Figure 5, items 134); the switch determining whether data  
transmission is to be routed to the IEEE 802.3-compliant PHY or the IEEE 1394-  
compliant PHY;

395 A symbol insertion mechanism (interpreted as an Ethernet switch) adapted to  
insert at least one symbol (interpreted as an isotick) into the data stream to facilitate  
transfer of the data stream at a rate associated with the high-speed serial bus  
(Examiner broadly interprets the meaning of "data stream" to mean "a continuous  
stream of data elements being transmitted" as is consistent with the IEEE Dictionary  
400 definition. Examiner notes that the isotick signal is inserted by the Ethernet switch (20)

to begin a series of isochronous data streams (as described in paragraphs 50, 51, 53), and thus, facilitates the transfer of the isochronous data streams);

A first connection, the first connection for transmitting data between a device and the IEEE 802.3-compliant PHY (Figure 5, item 38);

405 A second connection, the second connection for transmitting data between a device and the IEEE 1394-compliant PHY (Figure 5, item 36).

Stone et al. fail to teach the IEEE 802.3-compliant PHY having a GMII interface.

Tatum et al. teach using a GMII interface for the purpose of providing high speed data transfer with low cost of implementation and maintenance, in addition to being  
410 compatible with previous Ethernet standards (column 2, lines 6 – 26).

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to incorporate a GMII interface as taught by Tatum et al. into the apparatus of Stone et al. for purpose of providing high speed data transfer with low cost of implementation and maintenance, in addition to being compatible with  
415 previous Ethernet standards. This would have been obvious to improve the performance of the system.

Regarding claim 28, Stone et al. teach the additional limitation wherein the autonegotiation mechanism determines whether data is to be routed through the IEEE  
420 802.3-compliant PHY (Figure 5, item 122) to the first connection (Figure 5, item 36; paragraph 14).

\* \* \*

425           New claims 30 – 36 are of a broader scope but of similar subject matter as  
claims 1, 10 and 11, and are rejected under similar rationale.

***Allowable Subject Matter***

430           Claim 29 is allowed.

Claim 12 is objected to as being dependent upon a rejected base claim, but  
would be allowable if rewritten in independent form including all of the limitations of the  
base claim and any intervening claims.

435           The following is a statement of reasons for the indication of allowable subject  
matter:

          The prior art of record neither teaches nor suggests all of the claimed subject  
matter of claim 12, including **“wherein frequency of null character deletion is used  
to control a phased locked loop, the phase locked loop associated with the  
440   second clock.”**

***Response to Arguments***

Applicant’s arguments, filed 10/31/2006, with respect to the rejection(s) of  
claim(s) 1 – 28 have been fully considered and are persuasive. Examiner agrees that

445 Smith et al. does not teach a IEEE 1394-compliant PHY. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Stone et al. (U.S. Pub. 2002/0152346).

### **Conclusion**

450 The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew D. Spittle whose telephone number is (571) 272-2467. The examiner can normally be reached on Monday - Friday, 8 - 4:30.

455 If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

465

MDS



**MARK H. RINEHART  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100**